| 基于SOPC基本信号产生器的设计与实现 |
| |
| 引用本文： | 倪亮,吴丽敏,赵鹏飞.基于SOPC基本信号产生器的设计与实现[J].电子科技,2011,24(1):89-92. |
| |
| 作者姓名： | 倪亮 吴丽敏 赵鹏飞 |
| |
| 作者单位： | (1.西安电子科技大学 电子工程学院,陕西 西安 710071;2.西安电子科技大学 技术物理学院,陕西 西安 710171) |
| |
| 摘 要： | 介绍一种基于SOPC的基本信号产生器的设计技术,以Altera公司EP1C6Q240C8为硬件核心,把软核CPU嵌入到FPGA之中构成片上系统(SOPC),并结合存储电路、高速DAC电路、LCD电路、键盘电路、JTAG配置电路以及电源电路等进行了硬件电路的设计,以此实现基本信号产生器。阐述了各主要模块设计方案,并给出软硬件测试图。通过示波器观察,满足了系统设计要求,达到预期目标。
|
| 关 键 词： | FPGA SOPC Nios II DDS 基本信号产生器 |
The Design and Realization of the Basic Signal Generator Based on SOPC |
| |
| Ni Hang,Wu Limin,Zhao Pengfei.The Design and Realization of the Basic Signal Generator Based on SOPC[J].Electronic Science and Technology,2011,24(1):89-92. |
| |
| Authors: | Ni Hang Wu Limin Zhao Pengfei |
| |
| Affiliation: | (1.School of Electronic Engineering,Xidian University,Xi'an 710071,China;2.School of Technical Physics,Xidian University,Xi'an 710071,China) |
| |
| Abstract: | This paper introduces a basic signal generator based on the SOPC design technology.In order to achieve the basic signal generator,the design of system hardware circuit takes EP1C6Q240C8of Altera Corporation as the hardware core,embeds the soft-core CPU into FPGA-chip,and unifies the memory circuit,high-speed DAC circuit,LCD circuit,the keyboard circuit,JTAG configuration circuit,the power circuit and so on.The paper describes the main module design and gives some pictures for hardware and software test.Thro... |
| |
| Keywords: | FPGA SOPC DDS |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《电子科技》浏览原始摘要信息 |
|
点击此处可从《电子科技》下载全文 |
|
