A 7-ns 140-mW 1-Mb CMOS SRAM with current sense amplifier |
| |
Authors: | Sasaki K Ishibashi K Ueda K Komiyaji K Yamanaka T Hashimoto N Toyoshima H Kojima F Shimizu A |
| |
Affiliation: | Hitachi Ltd., Tokyo; |
| |
Abstract: | A 7-ns 140-mW 1-Mb CMOS SRAM was developed to provide fast access and low power dissipation by using high-speed circuits for a 3-V power supply: a current-sense amplifier and pre-output buffer. The current-sense amplifier shows three times the gain of a conventional voltage-sense amplifier and saves 60% of power dissipation while maintaining a very short sensing delay. The pre-output buffer reduces output delays by 0.5 ns to 0.75 ns. The 6.6-μm2 high-density memory cell uses a parallel transistor layout and phase-shifting photolithography. The critical charge that brings about soft error in a memory cell can be drastically increased by adjusting the resistances of poly-PMOS gate electrodes. This can be done without increasing process complexity or memory cell area. The 1-Mb SRAM was fabricated using 0.3-μm CMOS quadrupole-poly and double-metal technology. The chip measures 3.96 mm×7.4 mm (29 mm2) |
| |
Keywords: | |
|
|