| 基于FPGA实现HD-15530编译码器 |
| |
| 引用本文： | 黄熙,王成林,方泳涛.基于FPGA实现HD-15530编译码器[J].电子测量技术,2006,29(1):54-55. |
| |
| 作者姓名： | 黄熙 王成林 方泳涛 |
| |
| 作者单位： | 北京航空航天大学 |
| |
| 摘 要： | 现场可编程门阵列(FPGA)具有集成度高,体积小的特点,在文中介绍用FPGA实现曼彻斯特编译码器(HD-15530)的设计方案,并通过时序仿真的验证,证明方案合理。用FPGA来实现HD-15530功能,能够降低系统的功耗,提高系统的可靠性。
|
| 关 键 词： | 现场可编程门阵列 曼彻斯特码 硬件描述语言 |
Implement of HD-15530 encoder/decoder with FPGA |
| |
| Huang Xi,Wang Chenglin,Fang Yongtao.Implement of HD-15530 encoder/decoder with FPGA[J].Electronic Measurement Technology,2006,29(1):54-55. |
| |
| Authors: | Huang Xi Wang Chenglin Fang Yongtao |
| |
| Affiliation: | Huang Xi Wang Chenglin Fang Yongtao |
| |
| Abstract: | Field Programmable Gate Array(FPGA)has the characters that they are high integrated and small.In this paper,a project of Machester encoder and decoder(I-ID-15530)with FPGA implementation is presented which has been proved by timing simulating,and its rationality has been proved.Using FPGA to implement the function of HD-15530 can reduce the power consumption and improve the reliability of the system. |
| |
| Keywords: | |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
