| 一种占空比可调的新型整数半整数分频器设计 |
| |
| 引用本文： | 靳钊,乔丽萍,王聪华,王江安,郭晨.一种占空比可调的新型整数半整数分频器设计[J].电视技术,2013,37(13). |
| |
| 作者姓名： | 靳钊 乔丽萍 王聪华 王江安 郭晨 |
| |
| 作者单位： | 1. 长安大学信息工程学院,陕西西安,710064
2. 西藏民族学院信息工程学院,陕西咸阳,712082 |
| |
| 基金项目： | 国家自然科学基金项目（面上项目，重点项目，重大项目） |
| |
| 摘 要： | 提出了一种数字分频器,根据分频器外部输入的分频比和占空比控制参数,对源时钟实现任意偶数、奇数和半整数分频,占空比全范围可调,包含50％.电路由Verilog HDL编程实现,并通过Xilinx公司SPARTAN XC3S250E芯片硬件验证.测试表明该分频器结构简单功能稳定,资源占用不足1％,使用灵活,具有较强的可移植性.
|
| 关 键 词： | 整数 半整数 分频器 占空比可调 |
| 收稿时间： | 2012/11/3 0:00:00 |
| 修稿时间： | 2012/11/23 0:00:00 |
A Controllable Duty-cycle Integer and Half-integer Frequency Divider |
| |
| jin zhao,Qiao Liping,Wang Conghu,Wang Jiang''an and Guo Chen.A Controllable Duty-cycle Integer and Half-integer Frequency Divider[J].Tv Engineering,2013,37(13). |
| |
| Authors: | jin zhao Qiao Liping Wang Conghu Wang Jiang'an and Guo Chen |
| |
| Affiliation: | Chang'an University,Tibet University for Nationalities,Tibet University for Nationalities,Chang'an University,Chang'an University |
| |
| Abstract: | A digital frequency divider is proposed. According to the input division ratio and duty-cycle, the frequency divider can divide the source clock, no matter the division ratio is even, odd or half-integer. The duty-cycle is controllable in the whole range, including 50%. The circuit,based on Verilog HDL, has passed the hardware verification with SPARTAN XC3S250E of Xilinx. The simuiation results show that the divider is simple and stable, and it only occupies less than 1% of the FPGA resources. It is flexible and has strong transplantation. |
| |
| Keywords: | Integer Half-integer Frequency Divider Controllable Duty-cycle |
| 本文献已被 万方数据 等数据库收录！ |
| 点击此处可从《电视技术》浏览原始摘要信息 |
|
点击此处可从《电视技术》下载全文 |
|
