A 285-MHz pipelined MAP decoder in 0.18-/spl mu/m CMOS |
| |
Authors: | Seok-Jun Lee Shanbhag NR Singer AC |
| |
Affiliation: | DSP Solutions R&D Center, Texas Instrum. Inc., Dallas, TX, USA; |
| |
Abstract: | Presented in this paper is a pipelined 285-MHz maximum a posteriori probability (MAP) decoder IC. The 8.7-mm/sup 2/ IC is implemented in a 1.8-V 0.18-/spl mu/m CMOS technology and consumes 330 mW at maximum frequency. The MAP decoder chip features a block-interleaved pipelined architecture, which enables the pipelining of the add-compare-select kernels. Measured results indicate that a turbo decoder based on the presented MAP decoder core can achieve: 1) a decoding throughput of 27.6 Mb/s with an energy-efficiency of 2.36 nJ/b/iter; 2) the highest clock frequency compared to existing 0.18-/spl mu/m designs with the smallest area; and 3) comparable throughput with an area reduction of 3-4.3/spl times/ with reference to a look-ahead based high-speed design (Radix-4 design), and a parallel architecture. |
| |
Keywords: | |
|
|