An Efficient VLSI Architecture of Fractional Motion Estimation in H.264 for HDTV |
| |
Authors: | G A Ruiz J A Michell |
| |
Affiliation: | 1.Dpto. de Electrónica y Computadores, Facultad de Ciencias,Universidad de Cantabria,Santander,Spain |
| |
Abstract: | Fractional Motion Estimation (FME) in high-definition H.264 presents a significant design challenge in terms of memory bandwidth,
latency and area cost as there are various modes and complex mode decision flow, which require over 45% of the computation
complexity in the H.264 encoding process. In this paper, a new high-performance VLSI architecture for Fractional Motion Estimation
(FME) in H.264/AVC based on the full-search algorithm is presented. This architecture is made up of three different pipeline
processors to establish a trade-off between processing time and hardware utilization. The computing scheme based on a 4-pixel
interpolation unit with a 10-pixel input bandwidth is capable of processing a macroblock (MB) in 870 clock cycles. The final
VLSI implementation only requires 11.4 k gates and 4.4kBytes of RAM in a standard 180 nm CMOS technology operating at 290 MHz.
Our design generates the residual image and the best MVs and mode in a high throughput and low area cost architecture while
achieving enough processing capacity for 1080HD (1920 × 1088@30fps) real-time video streams. |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |
|