首页 | 本学科首页   官方微博 | 高级检索  
     

A low spur,low jitter 10-GHz phase-locked loop in 0.13-μm CMOS technology
作者姓名:梅年松  孙瑜  陆波  潘姚华  黄煜梅  洪志良
作者单位:State Key Laboratory of ASIC & Systems;Fudan University;
基金项目:Project supported by the National High Technology Research and Development Program of China(No.2009AA011605)
摘    要:This paper presents a 10-GHz low spur and low jitter phase-locked loop(PLL).An improved low phase noise VCO and a dynamic phase frequency detector with a short delay reset time are employed to reduce the noise of the PLL.We also discuss the methodology to optimize the high frequency prescaler's noise and the charge pump's current mismatch.The chip was fabricated in a SMIC 0.13-μm RF CMOS process with a 1.2-V power supply.The measured integrated RMS jitter is 757 fs(1 kHz to 10 MHz);the phase noise is-89 ...

关 键 词:CMOS技术  低抖动  锁相环  GHz  低相位噪声  延时频率  抖动测量  频率偏移
本文献已被 CNKI 维普 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号