Effects of temperature in deep-submicron global interconnect optimization in future technology nodes |
| |
Authors: | Mariagrazia Graziano Mario R Casu Guido Masera Gianluca Piccinini Maurizio Zamboni |
| |
Affiliation: | Politecnico di Torino, Dipartimento di Elettronica, C.so Duca degli Abruzzi 24, I-10129 Torino, Italy |
| |
Abstract: | The resistance of on-chip interconnects and the current drive of transistors are strongly temperature-dependent. As a result, the interconnect performance in Deep-Submicron technologies is affected by temperature in a substantial proportion. In this paper we evaluate thermal effects in global RLC interconnects and quantify their impact in a standard optimization procedure based on repeaters insertion. By evaluating the difference between a simple RC and an accurate RLC model, we show how the temperature induced increase of resistance may reduce the impact of inductance. We also project the evolution of such effects in future CMOS technologies, according to the semiconductor roadmap. |
| |
Keywords: | Interconnects Temperature Delay optimization Inductance Scaling |
本文献已被 ScienceDirect 等数据库收录! |