An automated process for compiling dataflow graphs intoreconfigurable hardware |
| |
| Authors: | Rinker R Carter M Patel A Chawathe M Ross C Hammes J Najjar WA Bohm W |
| |
| Affiliation: | Dept. of Comput. Sci., Colorado State Univ., Fort Collins, CO; |
| |
| Abstract: | We describe a system, developed as part of the Cameron project, which compiles programs written in a single-assignment subset of C called SA-C into dataflow graphs and then into VHDL. The primary application domain is image processing. The system consists of an optimizing compiler which produces dataflow graphs and a dataflow graph to VHDL translator. The method used for the translation is described here, along with some results on an application. The objective is not to produce yet another design entry tool, but rather to shift the programming paradigm from HDLs to an algorithmic level, thereby extending the realm of hardware design to the application programmer |
| |
| Keywords: | |
|
|
