A novel low-offset dynamic comparator for sub-1-V pipeline ADCs |
| |
Authors: | Yang Jinda Wang Xianbiao Li Li Cheng Xu Guo Yawei Zeng Xiaoyang |
| |
Affiliation: | State Key Laboratory of ASIC and System, Fudan University, Shanghai 201203, China |
| |
Abstract: | A novel low-offset dynamic comparator for high-speed low-voltage analog-to-digital converters (ADCs) has been proposed.In the proposed comparator,a CMOS switch takes the place of the dynamic current sources in the differential comparator,which allows the differential input transistors still to operate in the saturation region at the comparing time.This gives the proposed comparator a low offset as the differential comparator while tolerating a sub-1-V supply voltage.Additionally,it also features a larger input swing,less sensitivity to common mode voltage,and a simple relationship between the input and reference voltage.This proposed comparator with two traditional comparators has been realized by SMIC 0.13 μm CMOS technology.The contrast experimental resuits verify these advantages over conventional comparators.It has been used in a 12-bit 100-MS/s pipeline ADC. |
| |
Keywords: | comparator high speed low voltage low offset ADC |
本文献已被 CNKI 万方数据 等数据库收录! |
| 点击此处可从《半导体学报》浏览原始摘要信息 |
|
点击此处可从《半导体学报》下载全文 |
|