| 矩阵求逆运算的VLSI实现 |
| |
| 引用本文： | 郭春煊,毛志刚,谢憬.矩阵求逆运算的VLSI实现[J].微机发展,2008,18(5):219-223. |
| |
| 作者姓名： | 郭春煊 毛志刚 谢憬 |
| |
| 作者单位： | 上海交通大学微电子学院 上海200240 |
| |
| 摘 要： | 矩阵运算广泛应用于各类电路计算中,矩阵运算的硬件实现能够充分发挥硬件的速度和并行性。其中矩阵求逆是矩阵运算中重要的运算。为加速矩阵求逆,研究构造出一种非常易于实现的基于心动阵列的矩阵求逆的电路结构。通过硬件描述语言Verilog建模,VCS仿真及用Design Compile进行综合,结果表明这种并行结构能快速实现矩阵求逆,且运算精度较高。
|
| 关 键 词： | 心动阵列 矩阵求逆 LU分解 VLSI |
| 文章编号： | 1673-629X(2008)05-0219-05 |
| 修稿时间： | 2007年9月23日 |
VLSI Realization of Matrix Inversion |
| |
| GUO Chun-xuan,MAO Zhi-gang,XIE Jing.VLSI Realization of Matrix Inversion[J].Microcomputer Development,2008,18(5):219-223. |
| |
| Authors: | GUO Chun-xuan MAO Zhi-gang XIE Jing |
| |
| Abstract: | Matrix operation is widely used in different kinds of circuit calculation.Hardware implementation of matrix operation can fully realize the speed and parallel of the hardware.Matrix inversion is a kind of very important matrix operation.A circuit structure with systolic array is introduced in this paper in order to accelerate the speed of matrix inversion,which is quite prone to implement.The system is described in Verilog,which is verified in VCS and compiled by Design Compile.The result shows this parallel structure can be used for fast inverse matrix calculation and get high precision. |
| |
| Keywords: | systolic array matrix inversion LU decompose VLSI |
| 本文献已被 CNKI 等数据库收录！ |
|
