FIR filters with field-programmable gate arrays |
| |
Authors: | Les Mintzer |
| |
Affiliation: | (1) 1132 St. John Place, 92705-2320 Santa Ana, CA |
| |
Abstract: | Distributed arithmetic techniques are the key to efficient implementation of DSP algorithms in FPGAs. The distributed arithmetic process is briefly described. A representative DSP design application in the form of an 8 tap FIR filter is offered for the Xilinx XC3042 field programmable logic array (FPGA). The design is presented in sufficient detail—from filter specifications via filter design software through detailed logic of salient data and control functions to obtain a realistic placing and routing of configurable logic block (CLBs) and in/out block (IOBs) components for simulation verification and performance evaluation vis-a-vis commercially available dedicated 8 tap FIR filter chips. |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |