A 19.2 GOPS mixed-signal filter with floating-gate adaptation |
| |
Authors: | Figueroa M Bridges S Hsu D Diorio C |
| |
Affiliation: | Dept. of Comput. Sci. & Eng., Univ. of Washington, Seattle, WA, USA; |
| |
Abstract: | We have built a 48-tap, mixed-signal adaptive FIR filter with 8-bit digital input and an analog output with 10 bits of resolution. The filter stores its tap weights in nonvolatile analog memory cells using synapse transistors, and adapts using the least mean square (LMS) algorithm. We run the input through a digital tapped delay line, multiply the digital words with the analog tap weights using mixed-signal multipliers, and adapt the tap coefficients using pulse-based feedback. The accuracy of the weight updates exceeds 13 bits. The total die area is 2.6 mm/sup 2/ in a 0.35-/spl mu/m CMOS process. The filter delivers a performance of 19.2 GOPS at 200 MHz, and consumes 20 mW providing a 6-mA differential output current. |
| |
Keywords: | |
|
|