Design and Evaluation of Adiabatic Arithmetic Units |
| |
Authors: | Micah C. Knapp Peter J. Kindlmann Marios C. Papaefthymiou |
| |
Affiliation: | (1) Department of Electrical Engineering, Yale University, New Haven, CT, 06520;(2) Silicon Graphics, Inc., Mountain View, CA, 94043 |
| |
Abstract: | Adiabatic design is an attractive approach to reducingenergy consumption in VLSI circuits after exhausting the potentialof conventional energy-saving techniques. Despite the plethoraof adiabatic logic architectures that have been proposed in recentyears, several practical considerations in the design of nontrivialadiabatic circuits remain largely unexplored. Moreover, it isstill unclear whether adiabatic circuits of significant sizeand complexity can achieve substantial savings in energy dissipationover corresponding conventional designs. We recently designedseveral low-power arithmetic units using a dual-rail adiabaticlogic design style. We also designed static CMOS versions ofthese units and compared their energy dissipation with theircorresponding adiabatic designs. In this paper we describe ourimplementations, discuss architecture and logic-level issuesrelated to our adiabatic designs, and present the findings ofour empirical comparison. Our results suggest that adiabaticlogic can be used for the implementation of relatively complexVLSI circuits that dissipate significantly less energy than theircorresponding CMOS designs. |
| |
Keywords: | low-energy design adiabatic design energy-recovering circuitry dynamic circuitry adders multipliers |
本文献已被 SpringerLink 等数据库收录! |
|