Dual-loop DLL-based clock synchroniser |
| |
Authors: | Sung-Sik Hwang |
| |
Affiliation: | Analog Core Group, Samsung Electron. Co., Kyungki ; |
| |
Abstract: | A clock synchronisation scheme based on a newly proposed dual-loop delay locked loop (DLL) is presented. The proposed scheme incorporates analogue and digital DLLs to align phases of two different frequency clocks. Simulation results show that the internal clock can be synchronised to the reference clock by tracking the dual feedback loop. The whole circuit design was implemented using 0.35 μm CMOS technology. Power dissipation is ~42 mW with a single 3.3 V supply |
| |
Keywords: | |
|
|