Hybrid Morphology Processing Unit Architecture for Moving Object Segmentation Systems |
| |
Authors: | Shao-Yi Chien Bing-Yu Hsieh Yu-Wen Huang Shyh-Yih Ma and Liang-Gee Chen |
| |
Affiliation: | (1) DSP/IC Design Lab, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, 106, Taiwan;(2) Media Tek, Inc., Hsinchu, 300, Taiwan;(3) Vivotek, Inc., Taipei, 235, Taiwan |
| |
Abstract: | Video segmentation is a key operation in MPEG-4 content-based coding systems. For real-time applications, hardware implementation
of video segmentation is inevitable. In this paper, we propose a hybrid morphology processing unit architecture for real-time
moving object segmentation systems, where a prior effective moving object segmentation algorithm is implemented. The algorithm
is first mapped to pixel-based operations and morphological operations, which makes the hardware implementation feasible.
Then the high computation load, which is more than 4.2 GOPS, can be overcome with a dedicated morphology engine and a programmable
morphology PE array. In addition, the hardware cost, memory size, and memory bandwidth can be reduced with the partial-result-reuse
concept. This chip is designed with TSMC 0.35 μm 1P4M technology, and can achieve the processing speed of 30 QCIF frames or
7,680 morphological operations per second at 26 MHz. Simulation shows that the proposed hardware architecture is efficient
in both hardware complexity and memory organization. It can be integrated into any content-based video processing and encoding
systems.
Shao-Yi Chien was born in Taipei, Taiwan, R.O.C., in 1977. He received the B.S. and Ph.D. degrees from the Department of Electrical Engineering,
National Taiwan University (NTU), Taipei, in 1999 and 2003, respectively.
During 2003 to 2004, he was a research staff in Quanta Research Institute, Tao Yuan Shien, Taiwan. In 2004, he joined the
Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, as an
Assistant Professor. His research interests include video segmentation algorithm, intelligent video coding technology, image
processing, computer graphics, and associated VLSI architectures.
Bing-Yu Hsieh was born in Taichung, Taiwan, in 1979. He received the B.S.E.E and M.S.E.E degrees from National Taiwan University (NTU),
Taipei, in 2001 and 2003, respectively. He joined MediaTek, Inc., Hsinchu, Taiwan, in 2003, where he develops integrated circuits
related to multimedia systems and optical storage devices. His research interests include object tracking, video coding, baseband
signal processing, and VLSI design.
Yu-Wen Huang was born in Kaohsiung, Taiwan, in 1978. He received the B.S. degree in electrical engineering and Ph. D. degree in the Graduate
Institute of Electronics Engineering from National Taiwan University (NTU), Taipei, in 2000 and 2004, respectively. He joined
MediaTek, Inc., Hsinchu, Taiwan, in 2004, where he develops integrated circuits related to video coding systems. His research
interests include video segmentation, moving object detection and tracking, intelligent video coding technology, motion estimation,
face detection and recognition, H.264/AVC video coding, and associated VLSI architectures.
Shyh-Yih Ma received the B.S.E.E, M.S.E.E, and Ph.D. degrees from National Taiwan University in 1992, 1994, and 2001, respectively. He
joined Vivotek, Inc., Taipei County, in 2000, where he developed multimedia communication systems on DSPs. His research interests
include video processing algorithm design, algorithm optimization for DSP architecture, and embedded system design.
Liang-Gee Chen was born in Yun-Lin, Taiwan, in 1956. He received the BS, MS, and Ph.D degrees in Electrical Engineering from National Cheng
Kung University, in 1979, 1981, and 1986, respectively.
He was an Instructor (1981–1986), and an Associate Professor (1986–1988) in the the Department of Electrical Engineering,
National Cheng Kung University. In the military service during 1987 and 1988, he was an Associate Professor in the Institute
of Resource Management, Defense Management College. From 1988, he joined the Department of Electrical Engineering, National
Taiwan University. During 1993 to 1994 he was Visiting Consultant of DSP Research Department, AT&T Bell Lab, Murray Hill.
At 1997, he was the visiting scholar of the Department of Electrical Engineering, University, of Washington, Seattle. Currently,
he is Professor of National Taiwan University. From 2004, he is also the Executive Vice President and the General Director
of Electronics Research and Service Organization (ERSO) in the Industrial Technology Research Institute (ITRI). His current
research interests are DSP architecture design, video processor design, and video coding system.
Dr. Chen is a Fellow of IEEE. He is also a member of the honor society Phi Tan Phi. He was the general chairman of the 7th
VLSI Design CAD Symposium. He is also the general chairman of the 1999 IEEE Workshop on Signal Processing Systems: Design
and Implementation. He serves as Associate Editor of IEEE Trans. on Circuits and Systems for Video Technology from June 1996
until now and the Associate Editor of IEEE Trans. on VLSI Systems from January 1999 until now. He was the Associate Editor
of the Journal of Circuits, Systems, and Signal Processing from 1999 until now. He served as the Guest Editor of The Journal
of VLSI Signal Processing Systems for Signal, Image, and Video Technology, November 2001. He is also the Associate Editor
of the IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing. From 2002, he is also the Associate Editor
of Proceedings of the IEEE.
Dr. Chen received the Best Paper Award from ROC Computer Society in 1990 and 1994. From 1991 to 1999, he received Long-Term
(Acer) Paper Awards annually. In 1992, he received the Best Paper Award of the 1992 Asia-Pacific Conference on Circuits and
Systems in VLSI design track. In 1993, he received the Annual Paper Award of Chinese Engineer Society. In 1996, he received
the Out-standing Research Award from NSC, and the Dragon Excellence Award for Acer. He is elected as the IEEE Circuits and
Systems Distinguished Lecturer from 2001–2002. |
| |
Keywords: | video segmentation moving object segmentation hardware architecture morphological operations |
本文献已被 SpringerLink 等数据库收录! |
|