首页 | 本学科首页   官方微博 | 高级检索  
     


CORDIC instructions for LDPC decoding on SDR platforms
Authors:Murugappan Senthilvelan  Meng Yu  Daniel Iancu  Mihai Sima  Michael Schulte
Affiliation:1. Optimum Semiconductor Technologies, Inc., Tarrytown, NY, USA
4. Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA
5. Tampere University of Technology, Korkeakoulunkatu 1, 33720, Tampere, Finland
2. Department of Electrical and Computer Engineering, University of Victoria, Victoria, BC, Canada
3. Advanced Micro Devices, Inc., AMD Research, Austin, TX, USA
Abstract:Wireless protocols strive to increase spectral efficiency and achieve high data throughput. Low-density parity-check (LDPC) codes are advanced forward error correction (FEC) codes that use iterative decoding techniques to achieve close to the Shannon capacity. Due to their superior performance, state-of-art wireless protocols, such as WiMAX and LTE Advanced, are adopting LDPC codes. LDPC codes come with the high cost of drastically increased computational effort for decoding. Among the proposed decoding algorithms, the belief propagation (BP) algorithm leads to a good approximation of an optimal decoder; however, it uses compute-intensive hyperbolic trigonometric functions. To reduce the computational complexity, typical LDPC decoder implementations use simplified algorithms, such as the min-sum algorithm, at the expense of reduced signal processing performance. Efficient and accurate methods to compute hyperbolic trigonometric functions can facilitate the use of the BP algorithm in real-time LDPC decoder implementations. This paper investigates hyperbolic COordinate Rotation DIgital Computer (CORDIC) instruction set architecture (ISA) extensions for software-defined radio (SDR) processors to compute the hyperbolic trigonometric functions for LDPC decoding efficiently. The CORDIC ISA extensions are evaluated on the low-power multi-threaded Sandbridge Sandblaster? SB3000 platform. The computational performance, numerical accuracy, hardware estimates, power consumption estimates, and memory requirements with the CORDIC ISA extensions are compared to a baseline implementation without these extensions on the SB3000.
Keywords:
本文献已被 SpringerLink 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号