| 通用SOC系统的低功耗设计方法 |
| |
| 引用本文： | 尚军辉. 通用SOC系统的低功耗设计方法[J]. 中国集成电路, 2013, 22(9): 23-30 |
| |
| 作者姓名： | 尚军辉 |
| |
| 作者单位： | 中兴通讯股份有限公司,深圳,518054 |
| |
| 摘 要： | 随着SOC(system-on-chip)电子产品的革新,人们对产品的性能及运行速度的要求越来越高,在SOC产品中实现低功耗处理就越来越重要。本文通过对低功耗设计方法的介绍,从应用角度提供了在SOC设计中低功耗方法。
|
| 关 键 词： | SOC 低功耗 设计 |
Low-power design method of System-On-Chip |
| |
| SHANG Jun-hui. Low-power design method of System-On-Chip[J]. China Integrated Circuit, 2013, 22(9): 23-30 |
| |
| Authors: | SHANG Jun-hui |
| |
| Affiliation: | SHANG Jun-hui (ZTE Corporation, Shenzhen 518054, China) |
| |
| Abstract: | with the innovation of SOC electronics products, a higher demand for performance and running required, lower power implementation in SOC chip is becoming increasingly important. In this article, address how to implement the low power in SOC design through introducing the low power methodology. speed was we would |
| |
| Keywords: | SOC lower-power design |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
