A gate-level reconfigurable Monte carlo processor |
| |
Authors: | Sean Monaghan |
| |
Affiliation: | (1) Centre for VLSI Systems Design, Department of Electronic Systems Engineering, University of Essex, Wivenhoe Park, CO4 3SQ Colchester, United Kingdom |
| |
Abstract: | |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |
|