Design and implementation of efficient QCA full-adders using fault-tolerant majority gates |
| |
Authors: | Bravo-Montes J. A. Martín-Toledano A. Sánchez-Macián A. Ruano O. Garcia-Herrero F. |
| |
Affiliation: | 1.ARIES Research Center, Universidad Antonio de Nebrija, Madrid, 28049, Spain ; |
| |
Abstract: | The Journal of Supercomputing - CMOS technology is facing physical limitations in scaling the manufacturing process. Therefore, to deepen the development of better designs in a smaller area, it is... |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |
|