An Efficient Logic Equivalence Checker for Industrial Circuits |
| |
Authors: | Jaehong Park Carl Pixley Michael Burns Hyunwoo Cho |
| |
Affiliation: | (1) IBM, 11400 Burnet Road, MD 9460, Austin, TX 78758, USA;(2) Motorola Inc., 5918 West Courtyard Drive, Austin, TX 78730, USA;(3) Samsung Electronics Inc., Kihung, Kyungi-do, Korea |
| |
Abstract: | We present our formal combinational logic equivalence checking methods for industry-sized circuits. Our methods employ functional (OBDDs) algorithms for decisions on logic equivalence and structural (ATPG) algorithms to quickly identify inequivalence. The complimentary strengths of the two types of algorithms result in a significant reduction in CPU time. Our methods also involve analytical and empirical heuristics whose impact on performance for industrial designs is considerable. The combination of OBDDs, ATPG, and our heuristics resulted in a decrease in CPU time of up to 80% over OBDDs alone for the circuits we tested. In addition, we describe an algorithm for automatically determining the correspondence between storage elements in the designs being compared. |
| |
Keywords: | functional verification equivalence logic checking formal BDD ATPG combinational MET |
本文献已被 SpringerLink 等数据库收录! |
|