| 基于SHARC数字脉压系统的设计与实现 |
| |
| 引用本文： | 高俊峰,韩月秋. 基于SHARC数字脉压系统的设计与实现[J]. 现代雷达, 2003, 25(9): 25-27 |
| |
| 作者姓名： | 高俊峰 韩月秋 |
| |
| 作者单位： | 北京理工大学电子工程系,北京,100081 |
| |
| 摘 要： | 详细介绍了采用两片浮点DSP ADSP21062实现某舰载雷达所需要完成的舰速补偿、反异步干扰和脉冲压缩的系统研制。通过采用分段匹配滤波的方法，极大地节约了时间和空间。与完成同样功能采用单片TMS320C6701的设计相比，本设计具有外围电路简单、系统调试容易等优点。
|
| 关 键 词： | SHARC 数字脉冲压缩 速度补偿 DSP 舰载雷达 分段匹配滤波 |
| 修稿时间： | 2002-09-24 |
Design and Implementation of a Digital Pulse Compression System Based on SHARC Processor |
| |
| GAO Jun-feng HAN Yue-qiu. Design and Implementation of a Digital Pulse Compression System Based on SHARC Processor[J]. Modern Radar, 2003, 25(9): 25-27 |
| |
| Authors: | GAO Jun-feng HAN Yue-qiu |
| |
| Abstract: | A design based on two floating-point DSP of ADSP21062 which implements the velocity compensation of a moving platform, anti-asynchronous interference and digital pulse compression of a shipborn radar is presented in detail. Time and memory have been saved significantly by sending data into matched filter successively. Compared with a system which uses single chip of TMS320C6701 to achieve the same functions, this new design has the advantage of simple peripheral circuit and easy of debugging. |
| |
| Keywords: | digital pulse compression(DPC) velocity compensation SHARC FFT |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《现代雷达》浏览原始摘要信息 |
|
点击此处可从《现代雷达》下载全文 |
