| 32位嵌入式CPU的微体系结构设计 |
| |
| 引用本文： | 马鹏,卢景芬,龚令侃. 32位嵌入式CPU的微体系结构设计[J]. 计算机工程, 2008, 34(Z1) |
| |
| 作者姓名： | 马鹏 卢景芬 龚令侃 |
| |
| 作者单位： | 华东计算技术研究所,上海,200233 |
| |
| 摘 要： | 介绍一款自主设计的嵌入式CPU的微体系结构,给出流水线的设计、分支预测的策略、乱序执行指令的顺序提交、精确异常等议题.提出了CPU内5个执行单元的功能,以及CPU的存储子系统.目前该CPU的前端设计已经完成并通过了FPGA验证.
|
| 关 键 词： | 微体系结构 超标量技术 分支预测 精确异常 |
Design of Micro-architecture of 32-bit Embedded CPU |
| |
| MA Peng,LU Jing-fen,GONG Ling-kan. Design of Micro-architecture of 32-bit Embedded CPU[J]. Computer Engineering, 2008, 34(Z1) |
| |
| Authors: | MA Peng LU Jing-fen GONG Ling-kan |
| |
| Affiliation: | MA Peng,LU Jing-fen,GONG Ling-kan (East China Institute of Computer Technology,Shanghai 200233) |
| |
| Abstract: | This paper proposes micro-architecture of an embedded CPU,puts forward the design of the pipeline,branch piediction,out-of-order execution,in-order completion,and precise interrupt.The introduction of 5 functional units and the memory management of the CPU are also provided.The front-end design of CPU has been completed and has been verified on an FPGA prototype. |
| |
| Keywords: | micro-architecture superscalar branch prediction precise interrupt |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
