Implementation of RNS-Based Distributed Arithmetic Discrete Wavelet Transform Architectures Using Field-Programmable Logic |
| |
Authors: | Javier Ramí rez, Antonio Garcí a, Uwe Meyer-Bä se, Fred Taylor Antonio Lloris |
| |
Affiliation: | (1) Departamento de Electrónica y Tecnología de Computadores, Campus Universitario Fuentenueva, University of Granada, 18071 Granada, Spain;(2) Department of Electrical and Computer Engineering, FAMU-FSU College of Engineering, Tallahassee, FL 32310-6046, USA;(3) High-Speed Digital Architecture Laboratory, Electrical and Computer Engineering, Computer and Information Science Engineering, University of Florida, Gainesville, FL 32611-6130, USA |
| |
Abstract: | Currently there are design barriers inhibiting the implementation of high-precision digital signal processing (DSP) objects with field programmable logic (FPL) devices. This paper explores overcoming these barriers by fusing together the popular distributed arithmetic (DA) method with the residue number system (RNS) for use in FPL-centric designs. The new design paradigm is studied in the context of a high-performance filter bank and a discrete wavelet transform (DWT). The proposed design paradigm is facilitated by a new RNS accumulator structure based on a carry save adder (CSA). The reported methodology also introduces a polyphase filter structure that results in a reduced look-up table (LUT) budget. The 2C-DA and RNS-DA are compared, in the context of a FPL implementation strategy, using a discrete wavelet transform (DWT) filter bank as a common design theme. The results show that the RNS-DA, compared to a traditional 2C-DA design, enjoys a performance advantage that increases with precision (wordlength). |
| |
Keywords: | field-programmable logic residue number system distributed arithmetic discrete wavelet transform digital signal processing |
本文献已被 SpringerLink 等数据库收录! |
|