首页 | 本学科首页   官方微博 | 高级检索  
     

基于Wishbone总线片上传感器控制系统的设计
引用本文:黄旺华,刘怡俊. 基于Wishbone总线片上传感器控制系统的设计[J]. 数字社区&智能家居, 2009, 0(11): 8809-8811
作者姓名:黄旺华  刘怡俊
作者单位:[1]广东纺织职业技术学院,广东佛山528041 [2]广东工业大学,广东广州510006
基金项目:广东省自然科学基金项目:片上网络服务质量保证(QoS)关键技术的研究(07300421)
摘    要:该论文在对传统传感器节点结构的分析基础上,设计了一种基于Wishbone总线的传感器控制系统结构IP核,并在Xilinx Spantan3系列的FPGA芯片上进行了调试测试。论文首先设计了以SHT7X作为传感器模块和以CC2420作为无线通信模块的传感器节点控制系统架构,然后详细设计了系统各模块,包括MCU、各种接口模块和系统连接模块,这些模块均采用WISHBONE总线标准。最后对设计进行综合、实现和调试,结果显示该设计值占用了625个Slice,最高频率达78.740MHz。

关 键 词:WISHBONE  FPGA  片上系统  IP核

Design of Sensor Control System on Chip Based on Wishbone
HUANG Wang-hua,LIU Yi-jun. Design of Sensor Control System on Chip Based on Wishbone[J]. Digital Community & Smart Home, 2009, 0(11): 8809-8811
Authors:HUANG Wang-hua  LIU Yi-jun
Affiliation:1.Guangdong Textile Polytechnic,Foshan 528041,China;2.Guangdong University of Technology,Guangzhou 510006,China)
Abstract:The paper has designed a sensor control system IP core based on the analysis of traditional sensor node structure,which is under WISHBONE standard.This IP core has been carried out in Xilinx's Spantan 3 series FPGA chip successfully. First of all the paper designs the sensor node control system frame,in which SHT7X is a sensor module and CC2420 is a wireless communication module, and then it inrtoduces the detaile design of sub modules, including the MCU, interface modules and the system connecte module, all these modules are under WISHBONE Bus standard. Finally, after synthesizeing ,implementing and programming,the result shows that the IP core only uses 625 Slices, and its highest frequency is up to 78.740MHz.
Keywords:WISHBONE  FPGA  SoC  IP core
本文献已被 维普 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号