Systolic array for VLSI implementation of realization techniques

A technique for implementing the realization algorithm from input-output data of the system directly in hardware is proposed. The proposed technique results in low cost, special purpose devices which can quickly solve realization problems. The systolic arrays for VLSI implementation of the different steps of the realization algorithm are developed.