首页 | 本学科首页   官方微博 | 高级检索  
     

嵌入式处理器AU1100的存储器接口设计
引用本文:何勇,鄢萍,郭建兴,刘飞,贺德强. 嵌入式处理器AU1100的存储器接口设计[J]. 兵工自动化, 2004, 23(3): 37-39
作者姓名:何勇  鄢萍  郭建兴  刘飞  贺德强
作者单位:重庆大学,制造工程研究所,重庆,400030;重庆大学,制造工程研究所,重庆,400030;重庆大学,制造工程研究所,重庆,400030;重庆大学,制造工程研究所,重庆,400030;重庆大学,制造工程研究所,重庆,400030
摘    要:采用NOR Flash和NAND Flash设计嵌入式处理器AU1100的存储器接口.通过AU1100内嵌SDRAM总线控制器提供标准32位数据宽度总线接口,Flash直接挂接在静态总线上.软件设计中用于代码存储的NOR Flash作为NAND Flash的补充,YaFFS文件系统管理NAND Flash,并进行坏块屏蔽.用增强型ECC/EDC算法检验NAND Flash以减少NAND Flash的位反率,保证系统的安全性和可靠性.

关 键 词:存储器接口  AU1100  NOR Flash  NAND Flash
文章编号:1006-1576(2004)03-0037-03
修稿时间:2003-09-25

Design on Memory Interface for Embedded CPU AU1100
HE Yong,YAN Ping,GUO Jian-xing,LIU Fei,HE De-qiang. Design on Memory Interface for Embedded CPU AU1100[J]. Ordnance Industry Automation, 2004, 23(3): 37-39
Authors:HE Yong  YAN Ping  GUO Jian-xing  LIU Fei  HE De-qiang
Abstract:The memory interface for embedded CPU AU1100 was designed with NOR Flash and NAND Flash. The standard bus interface that has 32 bits data width is offered through embedded SDRAM bus controller of AU1100, Flash can be directly connected on static bus. NOR Flash in code memory was used as supplement of NAND Flash in software design. YaFFS is used to manage NAND Flash and shield bad blocks. NAND Flash was checked with Enhanced ECC/EDC algorithm so as to reduce the flip-flop rate of NAND Flash, the stability and reliability of the system is ensured.
Keywords:Memory interface  AU1100  NOR flash  NAND flash
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号