Balanced instruction cache: reducing conflict misses of direct-mapped caches through balanced subarray accesses |
| |
Authors: | Chuanjun Zhang |
| |
Affiliation: | Dept. of Electr. & Comput. Eng., San Diego State Univ., CA, USA; |
| |
Abstract: | It is observed that the limited memory space of direct-mapped caches is not used in balance therefore incurs extra conflict misses. We propose a novel cache organization of a balanced cache, which balances accesses to cache sets at the granularity of cache subarrays. The key technique of the balanced cache is a programmable subarray decoder through which the mapping of memory reference addresses to cache subarrays can be optimized hence conflict misses of direct-mapped caches can be resolved. The experimental results show that the miss rate of balanced cache is lower than that of the same sized two-way set-associative caches on average and can be as low as that of the same sized four-way set-associative caches for particular applications. Compared with previous techniques, the balanced cache requires only one cycle to access all cache hits and has the same access time as direct-mapped caches. |
| |
Keywords: | |
|
|