Merged CMOS/bipolar current switch logic (MCSL) |
| |
| Authors: | Heimsch W Hoffmann B Krebs R Mullner EG Pfaffel B Ziemann K |
| |
| Affiliation: | Corporate Res. & Dev. Siemens AG, Munich, West Germany; |
| |
| Abstract: | A merged CMOS/bipolar current switch logic (MCSL) is presented. CMOS/ECL level conversion and logical operation are realized simultaneously. This circuit technique allows a supply voltage reduction to 3.3 V. A carry delay time of 150 ps/bit for a 4-bit BiCMOS full adder was measured. This is about five times faster than an optimized CMOS adder.<> |
| |
| Keywords: | |
|
