| 弹载小型化高速信号处理机设计方案 |
| |
| 引用本文： | 庄跃迁.弹载小型化高速信号处理机设计方案[J].电讯技术,2015,55(3):286-290. |
| |
| 作者姓名： | 庄跃迁 |
| |
| 作者单位： | 中国西南电子技术研究所,成都,610036 |
| |
| 摘 要： | 弹载处理机受特殊的平台功能、环境条件等因素制约,具有高性能、小型化等特点。弹载小型化高速信号处理机采用基于多通道宽带采样技术和多核心高速并行处理技术的设计方案,解决了高速高密度小型化电路设计和高速浮点数字信号处理器(DSP)多核心协同工作两大关键技术,并在不影响处理机实时性的前提下,设计出了一种基于嵌入式操作系统设计理念的多核心协同工作框架软件。弹载处理机可满足弹载多领域的功能和指标需求。
|
| 关 键 词： | 弹载处理机 小型化设计 数字信号处理器 多核心协同 |
Design scheme of missile-borne miniaturization high-speed signal computer |
| |
| ZHUANG Yueqian.Design scheme of missile-borne miniaturization high-speed signal computer[J].Telecommunication Engineering,2015,55(3):286-290. |
| |
| Authors: | ZHUANG Yueqian |
| |
| Affiliation: | ZHUANG Yueqian;Southwest China Institute of Electronic Technology; |
| |
| Abstract: | Constrained by the special platform functions and environmental conditions,missile-borne computers have the characteristics of high-performance and miniaturization. Missile-borne miniaturization high-speed signal computer adopts the design scheme based on the technologies of multi-channel wide-band sampling and multi-core high-speed parallel processing.The scheme solves two key technologies,including the design of high-speed and high-density miniaturization circuit,and the multi-core collaborative working of high-speed floating-point digital signal processor(DSP). The multi-core collaborative framework software based on the design concept of embedded operating system is designed.The missile-borne computer meets the requirements of function and index in multi-field of missile-borne. |
| |
| Keywords: | missile-borne computer miniaturization design digital signal processor multi-core collaborative |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
| 点击此处可从《电讯技术》浏览原始摘要信息 |
|
点击此处可从《电讯技术》下载全文 |
