| 一种自动生成状态机RTL代码的方法 |
| |
| 引用本文： | 詹璨铭,李广军,阎波,冯健. 一种自动生成状态机RTL代码的方法[J]. 微电子学与计算机, 2008, 25(7) |
| |
| 作者姓名： | 詹璨铭 李广军 阎波 冯健 |
| |
| 作者单位： | 1. 电子科技大学通信与信息工程学院,四川成都,610054
2. 电子科技大学电子工程学院,四川成都,610054 |
| |
| 摘 要： | 集成电路设计中,状态机的代码实现具有一定规律性.根据该规律通过某种方法自动生成状态机RTL代码,可以提高设计设计效率.此项方法首先由Matlab中的Stateflow工具输入状态转移图,利用基于Tcl/Tk的软件提取其中有用信息,再进行状态机RTL代码生成,完成转换过程.该软件的成功设计和应用证明了此方法的可行性和实用性.
|
| 关 键 词： | EDA 状态机 Tcl/Tk Verilog HDL |
A Method of Generating RTL Codes of State Machine Automatically |
| |
| ZHAN Can-ming,LI Guang-jun,YAN Bo,FENG Jian. A Method of Generating RTL Codes of State Machine Automatically[J]. Microelectronics & Computer, 2008, 25(7) |
| |
| Authors: | ZHAN Can-ming LI Guang-jun YAN Bo FENG Jian |
| |
| Abstract: | Some general rules can be found in the design of state machine.According to these rules,design efficiency would be improved a lot that is realized by some method which is used to generate RTL codes of the state machines automatically.Firstly,it creates a state-transition chart by Stateflow toolkit of Matlab,and then extract the useful information from the charts through a software based on Tcl/ Tk,finnally outputs the RTL codes.The sucessful design and implementation of this software confirms the feasibility and practicability of the method. |
| |
| Keywords: | EDA state machine Tcl/ Tk Verilog HDL |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
