首页 | 本学科首页   官方微博 | 高级检索  
     

水下三维场景实时成像系统
引用本文:万华,周凡,胡银丰.水下三维场景实时成像系统[J].计算机工程,2013(12):280-284.
作者姓名:万华  周凡  胡银丰
作者单位:[1]浙江大学数字技术及仪器研究所,杭州310027 [2]海军驻杭州地区军事代表室,杭州310027
基金项目:国家“863”计划基金资助项目“海洋技术领域中海洋环境立体监测技术专题”(2006AA092109)
摘    要:针对目前水下三维声纳实时成像系统前端信号通道多、波束形成计算量大的问题,提出一种基于现场可编程门阵列(FPGA)的水下三维场景实时成像系统。采用FPGA阵列控制多路信号同步采样,优化波束形成算法对海量数据进行并行处理,同时利用嵌入式处理器PowerPC控制系统,最终由主控PC完成三维图像实时显示。实验结果表明,该系统能够在水下200m的范围内实现分辨率为2cm的三维成像,三维图像刷新率可达20帧/秒。

关 键 词:水下探测  三维声纳  波束形成  实时显示  现场可编程门阵列  MPC8313处理器

Real-time Imaging System for Underwater 3D Scene
WAN Hua,ZHOU Fan,HU Yin-feng.Real-time Imaging System for Underwater 3D Scene[J].Computer Engineering,2013(12):280-284.
Authors:WAN Hua  ZHOU Fan  HU Yin-feng
Affiliation:1. Institute of Digital Technology and Instrument, Zhejiang University, Hangzhou 310027, China; 2. Military Representative Office of the Navy in Hangzhou Area, Hangzhou 310027, China)
Abstract:For the large number of front-end signals and the huge amount of beamforming calculation of underwater real-time 3D sonar imaging systems, a real-time imaging system for underwater 3D scene, which is based on Field Programmable Gate Array(FPGA), is proposed and designed. FPGA array controls multiple signal synchronization sampling. Beamforming algorithm is optimized for parallel processing of massive data. Embedded processor PowerPC is used for system management. Real-time 3D images are displayed on host PC. Experimental result shows that the system is able to form 3D images with a resolution of 2 cm within the range of 200 m underwater and the 3D image refresh rates up to 20 frames per second.
Keywords:underwater detection  3D sonar  beamforming  real-time display  Field Programmable Gate' Array(FPGA)  MPC8313processor
本文献已被 维普 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号