首页 | 本学科首页   官方微博 | 高级检索  
     

一种有效的VLSI平面时钟布线算法
引用本文:李海军,严晓浪,马琪. 一种有效的VLSI平面时钟布线算法[J]. 电路与系统学报, 2003, 8(4): 63-67
作者姓名:李海军  严晓浪  马琪
作者单位:杭州电子工业学院,微电子CAD研究所,浙江,杭州,310012
摘    要:本文提出了一种有效的VLSI平面时钟布线算法,通过自顶向下的对时钟汇点交替的进行水平和垂直划分,然后自底向上的沿着切割线方向对两棵子树进行合并来构造一棵平面时钟树,在构造时钟树的同时完成线网的连接。最后采用启发式的障碍避免算法使线网绕开障碍物。

关 键 词:时钟布线 时钟树 拓扑生成 实体嵌入
文章编号:1007-0249(2003)04-0063-05
修稿时间:2002-06-26

An Efficient VLSI Planar Clock Routing Algorithm
LI Hai-jun,YAN Xiao-lang,MA Qi. An Efficient VLSI Planar Clock Routing Algorithm[J]. Journal of Circuits and Systems, 2003, 8(4): 63-67
Authors:LI Hai-jun  YAN Xiao-lang  MA Qi
Abstract:An efficient VLSI planar clock routing algorithm is proposed. At first, the clock sinks are partitioned alternately by horizontal lines and vertical lines from the top to the bottom, then a planar clock tree is constructed by merging two sub-trees along the cut line in a bottom-up way. All the wires are connected after the clock tree is successfully constructed. Finally, a heuristic algorithm is proposed to move the wires out of the obstacles.
Keywords:Clock routing  Clock tree  Topology generation  Embedding of abstract topology
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号