| 基于分布式算法FIR滤波器的设计与实现 |
| |
| 引用本文： | 伍尤富.基于分布式算法FIR滤波器的设计与实现[J].太赫兹科学与电子信息学报,2007,5(5):388-390. |
| |
| 作者姓名： | 伍尤富 |
| |
| 作者单位： | 广东韶关信息工程学院,广东,韶关,512005 |
| |
| 摘 要： | 提出了一种基于现场可编程逻辑器件(FPGA)的有限冲击响应(Finite Impusle Response, FIB)滤波器的设计新方法,该方法利用分布式算法来并行实现FIR数字滤波器硬件电路,并用VHDL编程。仿真实验结果表明,该方法能使设计简单、灵活,同时利用加法器代替乘法器不仅节约了硬件资源,而且提高了数字信号处理的速度。
|
| 关 键 词： | FIR滤波器 分布式算法 VHDL语言 |
| 文章编号： | 1672-2892（2007）05-0388-03 |
| 修稿时间： | 2007-03-28 |
Design of FIR Filter Based on the Distributed Arithmetic |
| |
| WU You-fu.Design of FIR Filter Based on the Distributed Arithmetic[J].Journal of Terahertz Science and Electronic Information Technology,2007,5(5):388-390. |
| |
| Authors: | WU You-fu |
| |
| Affiliation: | College of Information Engineering, Shaoguan University, Shaoguan Guangdong 512005, China |
| |
| Abstract: | The paper introduces the new scheme design of FIR filter based on FPGA.The hardware of the digital FIR filter is implemented with the distributed arithmetic,programmed with VHDL language.The experiment results indicate that the approach is feasible,and it can make the design easier.It not only saves the resource of hardware,but also raises the speed of digital signal processing by using adder as a substitute for multiplier. |
| |
| Keywords: | FPGA |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《太赫兹科学与电子信息学报》浏览原始摘要信息 |
|
点击此处可从《太赫兹科学与电子信息学报》下载全文 |
|
