| 基于FPGA的雷达脉冲预分选器设计 |
| |
| 引用本文： | 陈威. 基于FPGA的雷达脉冲预分选器设计[J]. 现代电子技术, 2010, 33(13): 31-33 |
| |
| 作者姓名： | 陈威 |
| |
| 作者单位： | 西安电子工程研究所,陕西西安,710100 |
| |
| 摘 要： | 现代电子战环境复杂，信号密度大，所以对信号的实时分选很重要。这里，提出一种基于关联比较器的雷达信号分选方法，在实现多参数分选的同时，也保证了实时性。详细阐述了在Virtex4系列FPGA上实现基于内容可寻存储器（CAM）的关联比较器的途径。
|
| 关 键 词： | 内容可寻存储器 现场可编程门阵列器件 分选 关联比较器 |
Design of Radar Pulse Signal Pre-sorting Based on FPGA |
| |
| CHEN Wei. Design of Radar Pulse Signal Pre-sorting Based on FPGA[J]. Modern Electronic Technique, 2010, 33(13): 31-33 |
| |
| Authors: | CHEN Wei |
| |
| Affiliation: | CHEN Wei (Xi＇an Electronic Engineering Research Institute, Xi＇an 710100, China) |
| |
| Abstract: | Real-time sorting to signal is very important in modern battlefield because electronic warfare （EM） environment is complicated and signal density is very high. The method of radar signal sorting based on coherent processors is discussed. The realization of the coherent processor based on content addressable memory （CAM） by a Virtex4 series FPGA is discussed in detail. |
| |
| Keywords: | content addressable memory FPGA sorting coherent processor |
| 本文献已被 维普 万方数据 等数据库收录！ |
