Designing self-timed devices using the finite automaton model |
| |
| Authors: | Varshavsky V.I. Marakhovsky V.B. Smolensky V. |
| |
| Affiliation: | Comput. Logic Design Lab., Aizu Univ.; |
| |
| Abstract: | The authors suggest a procedure for designing a self-timed device defined by the finite automaton model. This procedure proves useful when designing these devices using the available synchronous behavior specifications. They illustrate the effectiveness of their procedure by applying it to the design of a stack memory and constant acknowledgement delay counter |
| |
| Keywords: | |
|
