A UWB CMOS low-noise amplifier with noise reduction and linearity improvement techniques |
| |
Affiliation: | 1. Division of Electrical Engineering, Cochin University of Science and Technology, Kochi-682022, Kerala, India;2. Division of Electrical Engineering, Cochin University of Science and Technology, Kochi-682022, Kerala, India |
| |
Abstract: | In this paper, a highly linear CMOS low noise amplifier (LNA) for ultra-wideband applications is presented. The proposed LNA improves both input second- and third-order intercept points (IIP2 and IIP3) by canceling the common-mode part of all intermodulation components from the output current. The proposed LNA structure creates equal common-mode currents with the opposite sign by cascading two differential pairs with a cross-connected output. These currents eliminate each other at the output and improve the linearity. Also, the proposed LNA improves the noise performance by canceling the thermal noise of the input and auxiliary transistors at the output. Detailed analysis is provided to show the effectiveness of the proposed LNA structure. Post-layout circuit level simulation results using a 90 nm RF CMOS process with Spectre-RF reveal 9.5 dB power gain, -3 dB bandwidth (BW−3dB) of 8 GHz from 2.4 GHz to 10.4 GHz, and mean IIP3 and IIP2 of +13.1 dBm and +42.8 dBm, respectively. The simulated S11 is less than −11 dB in whole frequency range while the LNA consumes 14.8 mW from a single 1.2 V power supply. |
| |
Keywords: | Ultra-wideband CMOS LNA Linearity Noise figure Intermodulation distortion cancellation Noise cancellation Common-mode current |
本文献已被 ScienceDirect 等数据库收录! |
|