An LP/CBP reconfigurable analog baseband circuit for software-defined radio receivers in 65 nm CMOS |
| |
| Affiliation: | 1. Department of Physics, Faculty of Art and Science, Muş Alparslan University, Muş 49250, Turkey;2. Department of Science Education, Faculty of Education, Muş Alparslan University, Muş 49250, Turkey;1. School of Pharmaceutical Sciences, Southern Medical University, Guangzhou 510515, China;2. School of Chemistry and Chemical Engineering, Guangxi University, Nanning 530004, China;3. School of Chemistry and Biotechnology, Yunnan University of Nationalities, Kunming 650500, China;1. School of Materials Science and Engineering & Guangxi Key Laboratory of Information Materials, Guilin University of Electronic Technology, Guilin 541004, People׳s Republic of China;2. Zhongshan Branch of State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Zhongshan Institute, Zhongshan 528402, People׳s Republic of China;3. Key Laboratory of Advanced Display and System Applications, Ministry of Education, Shanghai University, Shanghai 200072, People׳s Republic of China;1. Department of Aviation Ammunition Engineering, First Aviation College of Air Force, XinYang, HeNan 464000, China;2. Department of Electronic Science and Technology, Science College, Air Force Engineering University, Xi׳An, ShannXi 710051, China;3. Department of Science Research, Air Force Engineering University, Xi׳An, ShannXi 710051, China |
| |
| Abstract: | A low pass (LP) and complex band pass (CBP) reconfigurable analog baseband circuit for software-defined radio (SDR) receivers is presented. It achieves 1–15 MHz LP bandwidth, 2–8 MHz CBP bandwidth and 0–36 dB gain range with 1 dB step. Nulling-resistor Miller feed-forward (NRMFF) differential-mode compensation, passive left half-plane (LHP) zero common-mode compensation and Quasi-Floating Gate (QFG) technique are proposed to improve the high frequency performance and driving capability of the embedded fully differential operational amplifier (Op-Amp). The analog baseband circuit has been implemented in 65 nm CMOS. It achieves 15.2 dB m/27.1 dB m IB/OB-IIP3, −2 dB m IP1dB and 71 dB m IIP2 while consuming 3.6–9.1 mW from a 1.2 V power supply and 0.75 mm2 chip area. |
| |
| Keywords: | Analog baseband Software-defined radio Op-Amp Receiver Class-AB |
| 本文献已被 ScienceDirect 等数据库收录！ |
|
