首页 | 本学科首页   官方微博 | 高级检索  
     

2GHz的超高速数据采集系统设计与实现
引用本文:陈兵,马小兵,雷宏. 2GHz的超高速数据采集系统设计与实现[J]. 计算机测量与控制, 2008, 16(12): 1978-1981
作者姓名:陈兵  马小兵  雷宏
作者单位:中国科学院研究生院,北京,100039;中国科学院电子学研究所,北京,100190
摘    要:针对合成孔径雷达对超高速率效据采集系统的需要,研制了一款采样率高达2GHz的数据采集系统。该系统采用了片同步技术实现了采样后高速数字信号的可靠锁存,采用高精度的时钟管理芯片和设计合理的时钟路径对时钟抖动做了严格控制。测试结果表明该系统在2GHz采样率时有效位数大于6比特,实现了在高速采样的同时达到较高分辨率的要求。

关 键 词:高速数据采集  有效位数  时钟抖动  片同步

Design and Realization of 2GHz Ultra High Speed Data Acquisition System
Chen Bing,Ma Xiaobing,Lei Hong. Design and Realization of 2GHz Ultra High Speed Data Acquisition System[J]. Computer Measurement & Control, 2008, 16(12): 1978-1981
Authors:Chen Bing  Ma Xiaobing  Lei Hong
Affiliation:1.Graduate University of Chinese Academy of Sciences,Beijing 100,039,China 2.Institute of Electronics of Chinese Academy of Sciences,Beijing 100,190,China)
Abstract:This paper has introduced an ultra high-speed data acquisition system.The Chip-Sync technology has been used to ensure the latch of high-speed signal,and we use high accuracy clock management chips and design reasonable clock way to strict control the clock jitter.The test result indicated this system when at 2GHz sampling rate the effective number of bit(ENOB)is bigger than 6 bits,has achieved the high resolution while in high speed sampling.
Keywords:high-speed data acquisition  ENOB  Clock jitter  Chip-Sync
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号