首页 | 本学科首页   官方微博 | 高级检索  
     

三相并网逆变器闭环输出阻抗建模及其优化
引用本文:夏帅,王 凯,耿乙文,丁建佳. 三相并网逆变器闭环输出阻抗建模及其优化[J]. 电测与仪表, 2016, 53(24): 11-18. DOI: 10.3969/j.issn.1001-1390.2016.24.003
作者姓名:夏帅  王 凯  耿乙文  丁建佳
作者单位:1. 中国矿业大学徐海学院,江苏徐州,221000;2. 中国矿业大学信息与电气工程学院,江苏徐州,221000
基金项目:江苏省高校自然科学研究面上项目(14KJD470006)
摘    要:变压器漏感、线路阻抗等导致实际电网存在阻抗,并网逆变器输出阻抗与电网阻抗不匹配容易导致并网逆变器的稳定性变差,甚至不稳定。采用阻抗稳定判据对系统稳定性分析时,研究并网逆变器的闭环输出阻抗特性至关重要。首先在静止坐标系中建立了并网逆变器的闭环输出阻抗模型,并对电网存在阻抗情况下系统稳定性机理进行了研究。针对数字控制系统中计算延时和PWM调制等效延时对闭环输出阻抗的影响,提出了一种阻抗优化方法,以增大闭环输出阻抗幅值,提高系统的稳定性。采用改进阻抗的方法,以网侧存在RLC阻抗为例,对并网逆变器的稳定性进行了分析以及实验验证,结果表明所提出方法的正确性和有效性。

关 键 词:并网逆变器  闭环输出阻抗  延时  阻抗优化  稳定性
收稿时间:2015-07-22
修稿时间:2015-08-28

Closed-Loop Output Impedance Modeling and Optimization of Three-Phase Grid-Connected Inverter
XIA Shuai,WANG Kai,GENG Yiwen and DING Jianjia. Closed-Loop Output Impedance Modeling and Optimization of Three-Phase Grid-Connected Inverter[J]. Electrical Measurement & Instrumentation, 2016, 53(24): 11-18. DOI: 10.3969/j.issn.1001-1390.2016.24.003
Authors:XIA Shuai  WANG Kai  GENG Yiwen  DING Jianjia
Affiliation:Xuhai College,School of Information and Electrical Engineering, China University of Mining and Technology,China University of Mining and Technology,China University of Mining and Technology,China University of Mining and Technology
Abstract:Transformer leakage inductance and line impedance cause the actual power grid existing impendence which easi-ly leads to the deterioration of stability , even unstable as the output impedance of grid-connected inverter mismatches the impendence of the power grid .When we analyze the system stability using impedance stability criterion , the researching work on characteristic of closed-loop output impedance of the grid-connected inverter is critical .Firstly, the closed-loop output impedance model is established in stationary coordinate system , and the stability mechanism is studied when the power grid existing impedance .For the delay of PWM modulation and digital control system equivalent delay impacting on the closed-loop output impedance , this paper presents a method for optimizing the output impedance to increase the magni-tude of the closed-loop output impedance and improve the stability of the system .Using the optimized impendence method proposed in this paper, the stability of grid-connected inverter is analyzed and experimental validated in the case of RLC type grid impedance .Experimental results validate the correctness and effectiveness of proposed method .
Keywords:grid-connected inverter  closed-loop output impedance  delay  optimized impedance  stability
本文献已被 CNKI 万方数据 等数据库收录!
点击此处可从《电测与仪表》浏览原始摘要信息
点击此处可从《电测与仪表》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号