首页 | 本学科首页   官方微博 | 高级检索  
     

基于CPCI总线的PMC载板设计
引用本文:贾亮,王浩,叶青林. 基于CPCI总线的PMC载板设计[J]. 微型机与应用, 2013, 0(21): 19-22
作者姓名:贾亮  王浩  叶青林
作者单位:[1]沈阳航空航天大学电子信息工程学院,辽宁沈阳110136 [2]北京方天长文科技有限公司,北京100084
摘    要:设计了一种基于CPCI总线标准的PMC接口载板。载板以FPGA为核心,集成了CPCI接口模块和DPRAM(双口RAM)模块,CPCI接口模块采用FPGA+PCI IP核(软核)解决了系统集成的问题,DPRAM模块为系统提供了数据缓存功能。环回测试和中断测试解决了在没有子卡PMC模块的情况下,读写、验证DPRAM空间数据和测试中断响应的问题。此外,还支持子卡PMC模块后出线到CPCI总线。调试结果表明,该载板在嵌入式实时操作系统VxWorks下可以稳定运行,正确地读写DPRAM空间的数据,及时地响应中断,满足了对载板的性能需求。

关 键 词:CPCI  FPGA  PMC  载板

Design of PMC carrier board based on CPCI bus
Jia Liang,Wang Haol,Ye Qinglin. Design of PMC carrier board based on CPCI bus[J]. Microcomputer & its Applications, 2013, 0(21): 19-22
Authors:Jia Liang  Wang Haol  Ye Qinglin
Affiliation:1.Electronic and Information Engineering Institute,Shenyang Aerospace University,Shenyang l10136,China; 2.Beijing Fountain Microsystems Co., Ltd, Beijing 100084, China)
Abstract:This paper designs a PMC interface carrier board based on CPCI bus standard. The carrier board uses FPGA as the core design, and integrates CPCI interface module and DPRAM (double RAM) module. CPCI interface module uses FPGA+PCI IP Core(soft) to solve the problem of system integration, the design of DPRAM module provides data cache function for the system, the design of loopback and interrupt test solve the problem of read and write and verification of DPRAM spatial data and test the interrupt response in the case that without PMC card module. In addition, it supports PMC card module to CPCI bus line. The test results show that the carrier board under VxWorks embedded real-time operating system can operate stablely, read and write the correct DPRAM spatial data, interrupt timely response, meet the performance requirements of a carrier board.
Keywords:CPCI  FPGA  PMC  carrier board
本文献已被 维普 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号