Double-level metallurgy defect study

A double-level metallurgy (DLM) test chip having purposely induced nonrandom quartz insulation defects (cracks and holes) is used to study the behavior of the defects under accelerated temperature-voltage stress conditions. Data obtained from this stress are analyzed and used to calculate activation energies for an Arrhenius-voltage dependent model.