| 基于新型双模分频器的低功耗多模分频器 |
| |
| 引用本文： | 于云丰,马成炎,叶甜春.基于新型双模分频器的低功耗多模分频器[J].微电子学,2010,40(2). |
| |
| 作者姓名： | 于云丰 马成炎 叶甜春 |
| |
| 作者单位： | 1. 中国科学院,微电子研究所,北京,100029
2. 中国科学院,微电子研究所,北京,100029;杭州中科微电子有限公司,杭州,310053 |
| |
| 基金项目： | 国家高技术研究发展(863)计划;;重大科技专项资助项目(2007AA12Z344) |
| |
| 摘 要： | 提出了一种基于新型源耦合逻辑或门的双模分频器和一种基于双D触发器的双模分频器。与传统的基于与门逻辑的双模分频器相比,基于新型源耦合逻辑的双模分频器减少了一级堆叠管,增加了采样开关管的过驱动电压,提高了工作速度。基于双D触发器的双模分频器比传统的基于4个D触发器的双模分频器节省近一半的晶体管,减小了芯片面积,降低了多模分频器的功耗。基于上述两种新型双模分频器架构,并引入分频比扩展技术,在0.18μm CMOS工艺下,实现了一种宽工作范围高速低功耗的多模分频器,分频范围为4～8192,工作频率范围0.8～2.7GHz,消耗电流1.25 mA。
|
| 关 键 词： | 源耦合逻辑（SCL） TSPC 双模分频器 多模分频器 频率合成器 |
A Low-Power Multi-Modulus Divider Based on New Dual-Modulus Divider |
| |
| YU Yunfeng,MA Chengyan,YE Tianchun.A Low-Power Multi-Modulus Divider Based on New Dual-Modulus Divider[J].Microelectronics,2010,40(2). |
| |
| Authors: | YU Yunfeng MA Chengyan YE Tianchun |
| |
| Affiliation: | 1/a>;2;1.Institute of Microelectronics/a>;The Chinese Academy of Sciences/a>;Beijing 100029/a>;P.R.China/a>;2.Hangzhou Zhongke Microelectronics Co./a>;Ltd./a>;Hangzhou 310053/a>;P.R.China |
| |
| Abstract: | New dual-modulus dividers(DMD) based on new source-couple logic(SCL)ORgate and on dual D-type flip-flop were proposed.Compared with traditional DMD based on SCLANDgate,the novel SCL-based DMD eliminates a stage of stacking transistors to increase overdrive voltage of switching transistors and speed.A DMD based on dual D-type flip-flop was also introduced,in which number of transistors was reduced by about half, compared with quad D-type flip-flop architecture,and it also occupies smaller chip area and consu... |
| |
| Keywords: | Source-coupled logic TSPC Dual-modulus divider Multi-modulus divider Frequency synthesizer EEACC:2570D 1280 |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
