首页 | 本学科首页   官方微博 | 高级检索  
     


Statistical lifetime reliability optimization considering joint effect of process variation and aging
Authors:Song JinAuthor Vitae  Yinhe HanAuthor Vitae  Huawei LiAuthor Vitae  Xiaowei LiAuthor Vitae
Affiliation:a Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, PR China
b Graduate University of Chinese Academy of Sciences, Beijing, PR China
Abstract:Aging effect degrades circuit performance in the runtime, interacts with fabrication-induced device parameter variation, and thus posing significant impact on circuit lifetime reliability. In this work, a statistical circuit optimization flow is proposed to ensure lifetime reliability of the manufactured chip in the presence of process variation and aging effects. It exploits a variation-aware gate-level statistical aging degradation model to characterize circuit lifetime reliability, identifies a set of worst duty cycles on the inputs of statistically critical gates to estimate the worst delay degradations on these gates. Based on the delay degradation information, statistical gate sizing is performed which enables the manufactured chip to satisfy lifetime reliability constraint in term of low area overhead.
Keywords:Lifetime reliability  Process variation  NBTI  Duty cycle  Gate sizing
本文献已被 ScienceDirect 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号