Dual-operating-voltage scheme for a single 5-V 16-Mbit DRAM |
| |
Authors: | Horiguchi M Aoki M Tanaka H Etoh J Nakagome Y Ikenaga S Kawamoto Y Itoh K |
| |
Affiliation: | Hitachi Ltd., Tokyo; |
| |
Abstract: | A dual-operating-voltage scheme (5 V for peripheral circuits and 3.3 V for the memory array) is shown to be the best approach for a single 5-V 16-Mb DRAM (dynamic random-access memory). This is because the conventional scaling rule cannot apply to DRAM design due to the inherent DRAM word-line boosting feature. A novel internal voltage generator to realize this approach is presented. Its features are the switching of two reference voltages, a driver using a PMOS-load differential amplifier, and the word-line boost based on the regulated voltage, which can ensure a wider memory margin than conventional circuits. This approach is applied to an experimental 16-Mb DRAM. A 0.5% supply-voltage dependency and 30-ns recovery time are achieved |
| |
Keywords: | |
|
|