Switched-current integrator with reduced transient glitches

An improved SI integrator circuit with reduced amplitude of transient glitches is proposed. The main advantage of the proposed topology is that, using an extra current mirror circuit, the same reduction of transient glitches is achieved as in the case in which an op-amp configuration was used