首页 | 本学科首页   官方微博 | 高级检索  
     

可编程SAW滤波器CMOS集成电路的研究
引用本文:陈英,朱大中. 可编程SAW滤波器CMOS集成电路的研究[J]. 电子学报, 2002, 30(8): 1207-1209
作者姓名:陈英  朱大中
作者单位:浙江大学信息科学与工程学院信息与电子工程学系,浙江杭州 310027
基金项目:国家自然科学基金 (No .698760 31 ),浙江省自然科学基金 (No.6980 4 8)
摘    要:本文介绍了一种采用1 μm CMOS工艺实现的可编程声表面波滤波器的八位取样、加权、控制、叠加集成电路,并对电路的性能进行了模拟和测试,同时与延迟线型、多组IDT型的声表面波滤波器以多芯片模式进行在线功能测试.该电路由两个三明治电容和两个高宽长比的高跨导NMOS晶体管组成.该电路结构简单,制造工艺与传统的CMOS工艺兼容.该集成电路的工作频率范围为15MHz~250MHz时,插入损耗为-8dB~-20dB,加权电路开关比(on/off ratio)为7dB~18dB左右.

关 键 词:CMOS集成电路  可编程声表面波滤波器  加权开关比  三明治电容  
文章编号:0372-2112(2002)08-1207-03
收稿时间:2001-07-09

The Research of Programmable SAW Filter CMOS IC
CHEN Ying,ZHU Da-zhong. The Research of Programmable SAW Filter CMOS IC[J]. Acta Electronica Sinica, 2002, 30(8): 1207-1209
Authors:CHEN Ying  ZHU Da-zhong
Affiliation:Department of Information Science and Electronics Engineering,Zhejiang Univeristy,Hangzhou,Zhejiang 310027,China
Abstract:A 1μm CMOS eight-bit integrated circuit was designed and fabricated,used for sampling,weighting,controlling and summing of both SAW delay lines and SAW IDTs in multi-chip module (MCM) programmable SAW filter.Its characteristics and performances are simulated and tested.The circuit of each bit consists of two sampling capacitances which are made in sandwich structure of two layers of Al and one layer of poly-silicon and also consists of two high transconductance N-MOSFETs with high W/L ratio.The circuit is simple and compatible with traditional CMOS processes.Its insertion loss is about -8dB~-20dB within 15MHz~250MHz frequency and the weighted circuit's on/off ratio is within the range from 7dB to 18dB.
Keywords:CMOS IC  programmable SAW filter  on/off ratio  sandwich capacitance
本文献已被 CNKI 维普 万方数据 等数据库收录!
点击此处可从《电子学报》浏览原始摘要信息
点击此处可从《电子学报》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号