首页 | 本学科首页   官方微博 | 高级检索  
     


A multibit test trigger circuit for megabit SRAMs
Authors:Miyaji   F. Emori   T. Matsuyama   Y. Kanaishi   Y. Seno   K. Hagiwara   Y.
Affiliation:Sony Corp., Atsugi;
Abstract:A multibit test (MBT) trigger circuit for megabit SRAM packages with no unused pins is discussed. The features of the MBT trigger circuit are a logic trigger mode without using any additional pins and practical use of counter circuits. The essence of trigger mode selection is that two pulses are for MBT set and three pulses are for MBT reset. In this way, a logic trigger mode that does not use NC pins is especially effective as a 4-Mb SRAM. In addition, the proposed scheme is able to act as a logic trigger for an MBT circuit. The scheme is simple and effective. The logic trigger mode is proposed for future standardization
Keywords:
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号