Partial Reset Methodology and Experiments for Improving Random-Pattern Testability and BIST of Sequential Circuits |
| |
Authors: | Huy Nguyen Rabindra Roy Abhijit Chatterjee |
| |
Affiliation: | (1) MIT Lincoln Laboratory, USA;(2) Intel Corporation, Hillsboro, OR, 97124;(3) Georgia Institute of Technology, Atlanta, GA, 30332 |
| |
Abstract: | Partial reset has been shown to have significant impact on test generation for sequential circuits in a stored-pattern test application environment. In this paper, we explore the use of partial reset in fault-independent testing and built-in self-test (BIST) of non-scan sequential circuits. We select a subset of flip-flops in the circuit to be resetable to logic one or zero during the application of the test vectors. The resetting is performed with random frequency. The selection of the flip-flops and the reset polarity is based on fault-propagation analysis, which determines the impact of a selected flip-flop on fault propagation from the circuits structure. Application of partial reset as described above yields an average improvement of 15% in fault-coverage for sequential circuits resistant to random pattern testing. To further enhance testability, we also present a methodology for selecting observable test points based on propagation of switching activity. Overall, high fault coverages (about 97%) are obtained for many of the ISCAS89 benchmark circuits. Thus, partial reset BIST provides a low cost alternative for testing sequential circuits when scan design is unacceptable due to area and/or delay constraints. The routing overhead for implementing BIST is seen to be about 6%. |
| |
Keywords: | partial reset sequential circuit BIST BIST built0in self-test fault propagation analysis |
本文献已被 SpringerLink 等数据库收录! |
|