| 一种基于FPGA的时钟相移时间数字转换器 |
| |
| 引用本文： | 王巍,李捷,董永孟,熊拼搏,周浩,袁军,王冠宇,杨正琳,陈丹.一种基于FPGA的时钟相移时间数字转换器[J].微电子学,2016,46(1):58-61. |
| |
| 作者姓名： | 王巍 李捷 董永孟 熊拼搏 周浩 袁军 王冠宇 杨正琳 陈丹 |
| |
| 作者单位： | 重庆邮电大学 光电工程学院/重庆国际半导体学院, 重庆 400065,重庆邮电大学 光电工程学院/重庆国际半导体学院, 重庆 400065,重庆邮电大学 光电工程学院/重庆国际半导体学院, 重庆 400065,重庆邮电大学 光电工程学院/重庆国际半导体学院, 重庆 400065,重庆邮电大学 光电工程学院/重庆国际半导体学院, 重庆 400065,重庆邮电大学 光电工程学院/重庆国际半导体学院, 重庆 400065,重庆邮电大学 光电工程学院/重庆国际半导体学院, 重庆 400065,重庆邮电大学 光电工程学院/重庆国际半导体学院, 重庆 400065,重庆莲芯电子科技有限公司, 重庆 400065 |
| |
| 基金项目： | 国家自然科学基金资助项目(61404019) |
| |
| 摘 要： | 提出了一种基于Xilinx Virtex-5 FPGA的时钟相移采样(SCS)时间数字转换器(TDC)。利用Virtex5内部的时钟管理模块(CMT)产生16路固定相移的时钟信号,经过16路D触发器对输入信号同时进行采样量化。与传统的基于抽头延迟链结构相比,所用资源更少,性能更加稳定。仿真结果表明,该TDC的精度高于64 ps,占用数字时钟管理(DCM)与锁相环(PLL)资源小于20%,积分非线性(INL)和微分非线性(DNL)都小于0.3 LSB。
|
| 关 键 词： | 时间数字转换器 FPGA 固定相移 布线延迟 时间测量 |
| 收稿时间： | 2014/11/26 0:00:00 |
A FPGA-Based Time-to-Digital Converter with Shifted Clock Sampling Technique |
| |
| WANG Wei,LI Jie,DONG Yongmeng,XIONG Pinbo,ZHOU Hao,YUAN Jun,WANG Guanyu,YANG Zhenglin and CHEN Dan.A FPGA-Based Time-to-Digital Converter with Shifted Clock Sampling Technique[J].Microelectronics,2016,46(1):58-61. |
| |
| Authors: | WANG Wei LI Jie DONG Yongmeng XIONG Pinbo ZHOU Hao YUAN Jun WANG Guanyu YANG Zhenglin and CHEN Dan |
| |
| Affiliation: | College of Electronics Engineering, Chongqing Univ.of Posts and Telecommunications, Chongqing 400065, P.R.China,College of Electronics Engineering, Chongqing Univ.of Posts and Telecommunications, Chongqing 400065, P.R.China,College of Electronics Engineering, Chongqing Univ.of Posts and Telecommunications, Chongqing 400065, P.R.China,College of Electronics Engineering, Chongqing Univ.of Posts and Telecommunications, Chongqing 400065, P.R.China,College of Electronics Engineering, Chongqing Univ.of Posts and Telecommunications, Chongqing 400065, P.R.China,College of Electronics Engineering, Chongqing Univ.of Posts and Telecommunications, Chongqing 400065, P.R.China,College of Electronics Engineering, Chongqing Univ.of Posts and Telecommunications, Chongqing 400065, P.R.China,College of Electronics Engineering, Chongqing Univ.of Posts and Telecommunications, Chongqing 400065, P.R.China and Chongqing Lotus Silicon Electronics Technology Ltd.Co., Chongqing 400065, P.R.China |
| |
| Abstract: | A kind of time-to-digital converter(TDC) was designed with shifted clock sampling technique in Xilinx''s general purpose Virtex-5 field programmable gate array(FPGA). The clock management tile(CMT) was utilized to produce 16-channel fixed phase-shifted signals, then was combined with 16 D-type flip-flops to sample and quantify the input signal. Compared with the traditional TDC design methods, such as tapped delay lines, the proposed circuit needed lower resources, and was more stable. The simulation results showed that the time accuracy was as high as 64 ps, and less than 20% of DCM and PLL resources in FPGA were used. The integral nonlinearity(INL) and differential nonlinearity(DNL) characteristics of the designed TDC were both less than 0.3 LSB. |
| |
| Keywords: | TDC FPGA Fixed phase-shifted Delay of routing Time measurement |
|
| 点击此处可从《微电子学》浏览原始摘要信息 |
|
点击此处可从《微电子学》下载全文 |
|
